UHCI Configuration Register1
CHECK_SUM_EN | Set this bit to enable head checksum check when receiving. |
CHECK_SEQ_EN | Set this bit to enable sequence number check when receiving. |
CRC_DISABLE | Set this bit to support CRC calculation, and data integrity check bit should 1. |
SAVE_HEAD | Set this bit to save data packet head when UHCI receive data. |
TX_CHECK_SUM_RE | Set this bit to encode data packet with checksum. |
TX_ACK_NUM_RE | Set this bit to encode data packet with ACK when reliable data packet is ready. |
WAIT_SW_START | Set this bit to enable UHCI encoder transfer to ST_SW_WAIT status. |
SW_START | Set this bit to transmit data packet if UCHI_ENCODE_STATE is ST_SW_WAIT. |